A Test Methodology for Interconnect Structures of LUT-based FPGAs
MICHINISHI H.
Proceedings of the Fifth Asian Test Symposium
pp.68-74
68
74
http://ci.nii.ac.jp/naid/10006474231