A hardware archtecture for high speed multiwindow generation
Kayano IsaoSuzuki NobutakaSato YoichiroHayase Michiyoshi
Proceedings of the IEICE General Conference
The Institute of Electronics, Information and Communication Engineers
2001
1
http://ci.nii.ac.jp/naid/110003258886http://ci.nii.ac.jp/ncid/AN10471452