Test Generation Problems for Processor Control Circuits Tested with Instruction Executions
The Transactions of the Institute of Electronics, Information and Communication Engineers (DI)
J73-D-I
1